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ELECTRONIC STILL CAMERA
The invention is a hand-held, portable digital camera with a replaceable memory
that is battery operated and which can be used with conventional camera
accessories and a variety of image sensors to obtain a high quality digital
image. In the prior art, images typically are recorded by either film
photography or by still video imaging systems. Both these types of imaging
systems have certain inherent disadvantages if used in a remote environment where
real-time processing is desired. It would, therefore, be advantageous to have
a high quality digital imaging system that facilitates real-time analysis by
eliminating the necessity of converting or processing the image before computer
analysis could be conducted while also producing a high quality image.
The invention comprises a digital electronic camera that provides more than
1,000,000 pixels of resolution. The camera includes a charge-coupled device
(CCD) array mounted in a slightly modified commercial camera body. Images are
stored in a hard drive disk, or on an alternative storage device, which is
removable and replaceable to permit image storage that is limited only by the
number of available hard disks. Unlike film, hard disks can be reused if so
desired to record over an improperly recorded image. This can be useful in a
double-exposure situation, or other operator or camera malfunction. In addition,
the invention permits direct transmission of the image, either from the hard
disk, or directly from the image sensed by the charge-coupled device array, to
a remote location. Photons received through the aperture of the camera are
converted into analog signals by the CCD. The operation of the CCD is controlled
by a timing generator, which receives signals that indicate when the shutter
release button has been pushed, when the shutter opens and when the shutter
closes. Timing signals to the CCD are provided by a novel level shifting
circuit. The aperture and exposure are controlled by conventional camera
settings. The electronic camera is programmable and can include programmable
read-out functions, such as anti-blooming, multi-pinned phase, and other
advantageous features. The output analog signal from the CCD is amplified and
processed in a correlated double sampler to remove noise. A sample and hold
circuit further conditions the analog signal for use by the analog-to-digital
(A/D) converter. Only certain bits of the A/D converter are used to guarantee
accuracy. The digitized signal from the A/D converter is temporarily stored in
a memory buffer before it is loaded into the removable permanent memory.
Novelty exists in circuits which permit recording of high quality digital images
in real time by means of a hand-held electronic camera.
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ELECTRONIC STILL CAMERA
The invention described herein was made by an employee of the United States
Government and may be manufactured and used by or for the Government of the United
States of America for governmental purposes without the payment of any royalties
5 thereon or therefor.
BACKGROUND OF THE INVENTION
This application relates generally to equipment for taking and storing still images.
More particularly, the invention relates to an electronic camera capable of storing the
images in digital form or transmitting the images to another location for "real-time"
10 analysis or viewing. Still more particularly, the invention relates to a hand-held, portable
digital camera with a replaceable memory that is battery operated and which can be used
with conventional camera accessories and a variety of image sensors to obtain a high
quality digital image.
In the prior art, images typically are recorded by either f'dm photography or by
15 still video imaging systems. These types of imaging systems have certain inherent
disadvantages if used in a remote environment where real-time processing is desired.
Film photographs can result in very high quality imaging, but the images so
recorded cannot be readily transmitted to a remote location. In certain applications, such
as space flight and satellite reconnaissance, the use of photographic film to record images
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is of limited practicality because it is necessary to retrieve the film before the image can
be processed. Because of the length of time involved for completion of the mission, the
images recorded by film are used primarily for historical purposes. Real-time analysis,
quite obviously, is impossible.
5 Yet another problem with photographic film is that it can only be used, or
exposed, once. Thus, if an error occurs during the taking of a picture with photographic
film, the film cannot be reused. Common errors are double exposure, out-of-focus
images, improper framing of images, and the like.
In addition, once the film is retrieved and processed, it is difficult to analyze the
10 photographs without fast digitizing the photographs to permit the use of computer
analysis techniques. Computer analysis techniques are commonly used to process the
image, restore or reconstruct a portion or all of an image, and the like. Unfortunately,
before computer analysis of the images can begin, the images must be converted to an
acceptable format for processing. The standard signal used for computer analysis is a
15 digital signal. Consequently, the photographs must be converted to a digital signal (or
digitized) before computer analysis can begin. For these and other reasons, where it is
desirable to receive and process "real-time" images recorded at a remote location, the use
of photographic film is not a viable alternative.
The second type of imaging is electronic video imaging, such as is done with the
20 various commercial "camcorders" and still video cameras on the market. The electronic
imaging in these systems comprises analog video imaging that can be electronically
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transmitted to remote locations, but which fails to produce a high quality image with
acceptable resolution. A still image is obtained by "freezing" the image. The resolution
of the "frozen" analog image is poor, thus resulting in low quality pictures.
In addition to the problem of poor resolution, it is difficult to conduct computer
5 analysis on the analog image signals. Before the computer analysis can begin, the analog
video signal must be converted to a digital signal. Thus, while the analog video images
can be transmitted to a remote location, there is an inherent time delay required for digital
conversion. This time delay prevents "real-time" use of the analog image for many
applications.
10 It would be advantageous to develop a high quality digital imaging system that
facilitates real-time analysis by eliminating the necessity of converting or processing the
image before computer analysis could be conducted while also producing a high quality
image. There have been some attempts to develop a digital imaging system. An example
of one such system is found in U.K. Patent Application 2,089,169A. The system
15 described is a bulky unit that produces an image with a maximum pixel resolution of 100
x 100 (10,000 pixels of resolution), which is below the quality of a conventional
Camcorder. Thus, despite the readily apparent advantages of a digital imaging system,
no one to date has developed a digital imaging system that can obtain an image of
acceptable quality.
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SUMMARY OF INVENTION
The invention constructed in accordance with the preferred embodiment comprises
a digital electronic camera that provides more than 1,000,000 pixels of resolution. The
camera includes a charge-coupled device ("CCD") array preferably mounted in a slightly
5 modified commercial camera body. The CCD may comprise a 1K x 1K monochrome
image sensor, a 2K x 2K monochrome image sensor, a 1K x 1K color image sensor, or
any other suitable sensor. Images preferably are stored in a hard drive disk, or on an
alternative storage device, which preferably is removable and replaceable to permit image
storage that is limited only by the number of available hard disks. Unlike film, hard disks
10 can be reused if so desired to record over an improperly recorded image. This can be
useful in a double-exposure situation, or other operator or camera malfunction. In
addition, the invention permits direct transmission of the image, either from the hard disk,
or directly from the image sensed by the charge-coupled device array, to a remote
location.
15 Because the electronic camera of the preferred embodiment is housed in a
conventional-sized camera body, the camera is handheld and portable and preferably
operates off of battery power. The system electronics are housed either in the camera
body, or in a small electronics box that preferably is removably attached to the bottom
of the camera body. A cable connects between the electronics box and the camera to
20 permit the camera and box to be physically separated. Moreover, the camera includes a
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conventionalinput/outputdataport throughwhichdatacanbe transmittedby a user,for
controlling thecamera,sendingor receivingdata to or from the camera,or a variety of
other functions.
In addition, becausethe camerabody comprisesa conventionaloff-the-shelf
5 product that hasbeenslightly modified to housethe chargecoupled device ("CCD"),
conventionalcameraaccessoriescanbeusedfor theoptical system. Thecameraof the
preferredembodiment,therefore,canbe usedin conjunctionwith conventionalcamera
accessories,including telephotolenses,wide-anglelenses,flash units, and the like. In
addition, thecamerapreferablyincludes auto-focusingcapabilities,automaticexposure
10 and aperturecapabilitiesand other functional capabilitiesthat commonly are found in
conventionaloff-the-shelvecameras.
Thephotonsreceivedthroughtheapertureof thecameraareconvertedinto analog
signalsby theCCD. The operationof theCCD is controlledby theTiming Generator,
which receivessignalsthat indicatewhen the shutter releasebutton hasbeen pushed,
15 when the shutteropensand when the shuttercloses. Timing signals to the CCD is
provided by a novel Level Shifting Circuit. The aperture and exposure preferably are
controlled by conventional camera settings. The electronic camera preferably is
programmable and can include programmable read-out functions, such as anti-blooming,
multi-pinned phase (MPP), and other advantageous features. The output analog signal
20 from the CCD is amplified and processed in a correlated double sampler ("CDS") to
remove noise. A Sample and Hold Circuit further conditions the analog signal for use
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by an Analog to Digital Converter ("A/D"). Only certain bits of the Analog to Digital
Converter are used to guarantee accuracy. The digitized signal from the Analog to Digital
Converter is temporarily stored in a Memory Buffer, before it is loaded into the
removable permanent memory.
The camera also preferably is programmable to enable the electronic still camera
("ESC") to support a wide variety of sensors, sensor readout strategies and system
component functions, all of which can be correlated with the recorded image, and stored
with the digitized image signal in the removable permanent memory. The camera also
includes a high speed data output port to permit high speed transmission for near real-
time image transfer to a remote location.
The electronic camera preferably includes hardware and software to minimize
power consumption to preserve operating power for long missions or when the camera
is used in remote locations. These and other advantages of the invention will become
apparent to one skilled in the art on reading the following Detailed Description.
15 BRIEF DESCRIPTION OF THE DRAWINGS
For a detailed description of the preferred embodiment of the invention, reference
will be made now to the accompanying drawings, wherein:
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FIG. 1 isa functionalblockdiagramof thepreferredembodimentof the invention
including theelectronicstill camera,playbackdownlink unit andgroundstation;
FIG. 2 is adetailedfunctionalblock diagramof thepreferredembodimentof the
electronicstill camera;
5 FIG. 3 is a rearview of theelectronicstill cameraconstructedin accordancewith
thepreferredembodiment;
FIG. 4 is a sideview of thecamerashownin FIG. 3;
FIG. 5 is a functionalblock diagramof the ImagerSignalChainof FIG. 2;
FIG. 6 is a graphical illustration comparing quantum efficiencies obtainable
10 throughvarious imagerecordingdevices;
FIG. 7 depictstheoutput signalwaveformof the circuits comprisingthe Imager
SignalChainof FIG. 6;
FIG. 8 is a functionalblock diagramof theTiming Generatorand Level Shifters
of FIG. 2;
15 FIGS. 9A-9D are timing waveforms illustrating the operation of the Image Pickup
Device of FIG. 2;
FIG. 10 is a flow chart depicting programmability of the electronic still camera
of FIG. 2;
FIGS. 11A-I 1B is a flow chart illustrating the operation of the microcomputer of
20 FIG. 2;
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FIG. 12 is a schematic illustration of a voltage regulator that forms part of the
Power Supply shown in FIG. 2;
FIGS. 13A-B depict the printed circuit boards that comprise the electronic still
camera in the preferred embodiment;
5 FIGS. 14A-B are a circuit schematic illustration of the CCD Circuit shown in
FIGS. 2 and 13;
FIG. 15 illustrates the circuits that comprise the Analog PCB, shown in FIG. 13;
FIGS. 16A-B are a circuit schematic illustration of the Analog Circuit of FIG. 15;
FIG. 17 is a circuit schematic illustration of the Camera Interface Circuit depicted
10 in FIG. 15;
FIGS. 18A-C are a circuit schematic illustration of the Buffer Memory Circuit
shown in FIGS. 2 and 13;
FIG. 19 illustrates the circuits that comprise the DIGIT 1 PCB of FIG. 13;
FIGS. 20A-B are a circuit schematic illustration of the Microcomputer Circuit of
15 FIG. 19;
FIGS. 21A-B are a circuit schematic illustration of the Hard Disk Interface Circuit
of FIG. 19;
FIG. 22 is a circuit schematic illustration of the Input/Output Port Circuit of FIG.
19;
20 FIG. 23 illustrates the circuits that comprise the DIGIT 2 PCB of FIG. 13;
FIG. 24 is a circuit schematic illustration of the SAM Digital Circuit of FIG. 23;
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23;
FIG. 25 is a circuit schematic illustration of the Downlink Interface Circuit of FIG.
FIG. 26 is a circuit schematic illustration of the User Data Interface Circuit of
FIG. 23;
FIG. 27 is a circuit schematic illustration of the LCD circuit shown in FIG. 13;
FIG. 28 shows the circuits that comprise the Power Supply PCB of FIGS. 2 and
13;
FIG. 29 is a circuit schematic illustration of the Power Supply Circuit of FIG. 28;
FIG. 30 is a circuit schematic illustration of the Battery Low Circuit of FIG. 28;
FIG. 31 shows an operations time line for the electronic still camera of FIG. 1;
FIG. 32 is a flow chart depicting the signals shared with the Camera Body of FIG.
1.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
This description will begin with a discussion of the entire Electronic Still Camera
("ESC") System, as currently envisioned by NASA, including the Camera (which is
alternatively referred to herein as the "ESC"), the Playback/Downlink Unit, and the
Ground Station. After gaining a perspective of the invention, the focus will turn primarily
to the functional elements of the Camera and its overall operation. The description will
conclude with a discussion on the circuitry used to construct the preferred embodiment
20 of the Camera.
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I. SYSTEM OVERVIEW
Referring now to Figure 1, the NASA Electronic Still Camera System preferably
comprises three basic units, with the primary focus being on the Camera in this
application. The three units preferably are the Camera (also alternatively referred to
5 herein as the Electronic Still Camera, or "ESC"), the Shuttle Playback Downlink Unit and
the Ground Station. As a general overview, the user operates the Camera as a regular
35mm camera 5 but with a removable hard drive 80 functioning as the image storage
media instead of a film cartridge. The Camera has a Standard Data Input 120 that can
be used as a data input in conjunction with the image recording and storing to correlate
10 the image with other external data. For example, as shown in Figure 1, NASA currently
plans to use Latitude and Longitude Locator (L3) data for each image taken when the L3
device is attached. Thus, according to the preferred embodiment, an L3 unit connects to
the Standard Data Port 120 (Figure 2) to provide the L3 signals to the ESC system for
matching with the recorded image. The ESC then correlates the L3 signal that is
15 automatically obtained when each image is taken with the corresponding digitized image,
so that the geographic location of each image is stored together with the image signals
in the removable permanent memory. One skilled in the art will realize that a myriad of
other data inputs could be used in place of or in addition to the L3 to provide additional
correlation of other sensed parameters.
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The Camera preferably uses a custom "made for NASA" Nikon F4 for its optical
imaging system. Obviously, other conventional cameras could be used in place of the
Nikon F4. As shown in Figure 1, the Camera has the capability to downlink directly
through the space vessel's downlink system in a variety of modes. The Playback
5 Downlink Unit receives the removable hard drive from the camera, displays images on
the space vessel's onboard monitor, processes the images and downlinks the images using
conventional transmission techniques.
The Ground Station receives the image data, either during flight or post flight,
archives the images, processes the images, and supplies the data in a variety of forms for
10 use and analysis. These forms include digital data, image files, hard copy output and
CRT viewing of the images.
While the foregoing description focuses on the use of the camera aboard a space
vessel, it should be understand that the Camera constructed in accordance with the
preferred embodiment can and is intended to be used in numerous other applications.
15 Thus, it should be understand by anyone who reads this description that the following
teachings cover any and all applications for which this Camera can be used.
II. FUNCTIONAL DESCRIPTION OF
THE ELECTRONIC STILL CAMERA
Referring now to Figures 2-4, the electronic still camera ("ESC") constructed in
20 accordance with the preferred embodiment comprises two physical elements -- the Camera
Body 20 and an associated Electronics Box 15. The circuitry associated with the Image
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PickupDevice30, includingthePreampCircuitry 35, theCorrelatedDoubleSampler40,
the Sampleand Hold circuitry 45, the Analog-to-Digital Converter60 line drivers 61,
level shifter90,andline receivers74arehousedin the CameraBody20. Theremaining
circuit elementsof the ESCdepictedin the functionalblock diagramof Figure 2 reside
5 in the ElectronicsBox 15. The ElectronicsBox 15 may be physically attachedto the
CameraBody 20 as shownin Figures3 and 4, or may be detachedfrom the Camera
Body20 andelectricallyconnectedtheretoby suitablehighspeedelectricalcables63,64.
Referringnow to Figure 2, the invention constructedin accordancewith the
preferredembodimentgenerallycomprisesanOptical ImagingSystem17usedwith the
10 CameraBody 20 to receivephotonsto obtainanoptical image,an ImagerSignalChain
50 for convertingthephotonsto anelectricalsignalrepresentativeof theimage,aTiming
Generator75, a Microcomputer100, a PermanentMemory 80 for storing the signals
representativeof the image,Input and Output Circuitry 120, 130 (outputonly), and a
PowerSupply85.
15 A detaileddescriptionof eachof thesefunctional componentsfollows.
A. OPTICAL IMAGING SYSTEM 17
Referring now to Figures 2-4, the Optical Imaging System 17 preferably comprises
as a conventional image focusing device, including an optical lens, a fiberscope, a
telescope, a microscope or any other instrument that can be adapted to create an optical
20 image. Essentially, the Optical Imaging System 17 is an apparatus for bringing the
incoming photons to the Camera Body 20. It may be used to determine the spectral
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responseof thesystemby allowingonly certainwavelengthsof light to pass,suchas,for
example,only infrared light waves. This is useful for many applicationssuchas for
multispectralimagingor to makeit possibleto usethe meteringsystemof the Camera
Body 20 to operateasaconventionalfilm camerawith a built in meteringsystem. The
5 OpticalImagingSystem17is oneof thesystemcomponentswhich determinetheoverall
resolutionof the system.TheOptical ImagingSystem17may beautomaticto allow for
autofocusandautoaperaturesettingsthusmaking thesystemmanualor automatic.
B. CAMERA BODY 20
Referring still to Figures 2-4, the Camera Body 20 is an electro-mechanical-optical
10 assembly that fiouses the system components. In the preferred embodiment, the camera
body comprises an off-the-shelf camera that has been slightly modified to physically
receive the Image Pickup Device 30 CCCD") and to provide for electrical input signals
and output signals. In the preferred embodiment, a Nikon F4 is used. The Camera Body
20 adapts the Optical System 17 to the Image Pickup Device 30, while also providing
15 some interface with the Operator of the system. The Camera Body 20 preferably includes
a means for allowing the Operator to see the image that the Optical System 10 is
transmitting, through the use of a viewfinder 18 or an adapted video camera (not shown).
In addition, the Camera Body 20 permits the Operator to control the system, by regulating
the normal settings of an SLR Camera such as shutter speed setting 22, aperture setting,
20 exposure mode, exposure compensation, ASA setting 23, and the like.
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In thepreferredembodiment,theconventionalCameraBody is modified to alter
or remove the conventional film rails internal to the Camera Body to define a
compartmentfor receivingthe ImagePickup Device 30 in a position that is in close
proximity to the shutter. A second modification is that the viewfinder 18 is modified to
5 conform to the shape of the Image Pickup Device 30 to assist the Operator in framing the
picture. A final modification is that the shutter release button (not shown) is not directly
connected to the shutter, but instead connects to the Timing Generator 75 and
Microcomputer 100, which control the opening of the shutter. Just as in a conventional
camera, however, the images received by the camera are determined by the characteristics
10 of the Imaging System 17 and the Operator controls (whether they are automatic, as in
an SLR mode, or are manual).
By using a Camera Body 20 that includes a shutter, full frame image sensors may
be used. As a result of using a full frame image sensor, higher resolution images may
be obtained due to the fact that the entire image sensor is used for imaging.
15 As noted above, the viewfinder 18 preferably is masked off to show only the
portion of the field of view which is imaged. By shaping the viewfinder to correspond
to the shape of the Image Pickup Device 30, the Operator can determine accurately the
image that will be received by the Image Pickup Device 30. Moreover, using large
format imager sensors facilitates the use of a viewfinder whereas small format imager
20 sensors make framing of the image difficult.
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The controls, indicatorsand displays allow the Operator to interact with the
camera.Referringnow to Figure3, the On Off Switch24 appliespower to thecamera.
A PWRLED 26 lights whenthepower is turnedon. The camerausesa programmable
Mode Switch 27. The function of the Mode Switch 27 can be changedto supporta
5 varietyof operatingscenarios.In thepreferredembodiment,theESChasa four position
Mode Switch27whichdetermineshow theimageswill bestoredandwhenthey will be
transmitted. Theseoperatingmodespreferablyare: (1) takepicture, storeon disc; (2)
take picture, storeon disc, downlink image; (3) takepicture, store on disc, downlink
image,do not moveto next framecount;and (4) downlink entire disc. T h e
10 Display 28 preferablycomprisesan LCD display that provides the Operator with
informationon thestatusof the camera.The LCD display 28 also is programmableto
enabletheESCto give indicationsfor particularapplications.Typically the LCD display
28 is usedto showwhich framenumberthe camerais on, whetherthe battery is low,
malfunctionidentificationandcurrentoperationidentification. TheResetButtons29are
15 usedto resetthe systemif thereis a malfunctionor if the User would like to retakean
imagewithout advancingto thenext location in memory.
The interfacingbetweentheexternalsystemcircuitry andtheNikon F4mustallow
for thetiming andcharacterof thecamera. Also, the othersystemcomponentsmustbe
able to communicatewith the Camerato make the system operatein an organized
20 fashion. An exampletime line for ESC operationsand signals passedbetweenthe
componentsareshownin Figures31 and32.
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Referringnow to Figure3, 31and32, theESCis activatedbypressingtheshutter
releasebutton(not shown). Whentheshutterrelease72 is activated,theMicrocomputer
100(Figure2) receivesa pulse(N1) andactivatestheTiming Generator75, which turns
on the ESCcircuits in preparationfor openingthe shutter;,the shutter,however,is not
5 openedimmediately.Duringthisperiod,theImagePickupDevice30dumpsits contents,
or resets,in preparationfor receivingthe photonsthroughthe operationof the camera.
When all circuits are ready, the Timing Generator75 generatesa pulse (N2) that is
transmittedto the CameraBody 20 to fu'e the shutter. The delay betweenthe Image
Pickupdump and the time whenthe shutterfetesis referredto as the ShutterDelay in
10 Figure31. Thelengthof time thatthe shutteris left openis dictatedby the settingson
theCamera(exposuresetting). When theshuttercloses,the Camera circuitry transmits
a signal (N3) to the Timing Generator 75, which causes the Image Pickup Device 30 to
transmit its contents to a Memory Buffer 65, via the Imager Signal Chain Circuitry 50.
C. IMAGER SIGNAL CHAIN CIRCUITRY 50
15 Referring now to Figure 2 and 5, the portion of the system starting with the Image
Pickup Device 30 (or Image Sensor) and ending with the Memory Buffer 65 also is
referred to as the Imager Signal Chain 50. The Imager Signal Chain 50, therefore, is
responsible for receiving incoming photons from the Optical Imaging System 17 and
Camera Body 20 and converting these photons into electrical signals that can be used by
20 the remaining system circuitry. One of the system requirements is that the Imager Signal
Chain 50 must maintain the integrity of the imaging while processing the electrical signal.
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1. Image Pickup Device 30
Referring again to Figure 2, the Image Pickup Device 30 (also referred
alternatively to herein as "Image Sensor") is the system component which interfaces the
optical subsystem to the electrical subsystem for the applications required of the system.
5 In the preferred embodiment, for example, it comprises a Charged Coupled Device
(CCD). As will be realized by one skilled in the art, other image pickup devices may be
used without departing from the principles of this invention.
The Image Pickup Device 30 receives the incoming photons and converts them
into electrical signals which can be used by the circuit components of the ESC. The
10 Image Pickup Device 30 reads the image produced in a way that a high fidelity
interpretation of the image can be derived from reading the device.
The Image Pickup Device 30 can comprise a Loral 1024L 1K x 1K monochrome
CCD, a Loral 2048S 2K x 2K monochrome CCD, a Loral 2048S 1K x 1K color CCD,
or any other type of photon conversion device. Due to the programmability of the
15 camera, a variety of image sensors and sensor readout strategies can be implemented. If
the Image Pickup Device 30 is one of the Loral CCD's it can be operated in the multi
pinned phase ("MPP"), see US Patent No. 4,963,952, issued to J.R. Janesick, the teachings
of which are incorporated by reference herein, or in the Clocked Recombination
Antiblooming mode ("CRAB").
20 The MPP mode allows for very good dark current suppression at room
temperatures and the CRAB mode suppresses blooming without decreasing the sensitivity
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of theCCD or reducingthefill factor of theCCD. As will beunderstoodby oneskilled
in theart, thefill factor relatesto theamountof surfaceareathat is activeon thefaceof
the ImagePickup Device 30. Most ImagerSensors30 aremanufacturedwith a cover
glassto protectthefront surfaceof theSensor. It hasbeendiscoveredthat by removing
5 theglassandemployingothermeansto protecttheImagePickupDevice30,opticalnoise
in the form of reflections can be reducedsignificantly. Insteadof using the glass
protectiveplate, in thepreferredembodimentthe wiring is securedto the ImagePickup
Device30by a suitableopticalepoxy sothat theCCD will bemaintainedin positionand
will not bedamaged.
10 By choosing an Image Pickup Device 30 with a large pixel size the optical
characteristicsof the ESCSystemarenot stressed.This resultsin a systemwhich is not
limited in resolutionby theoptics.The useof smallerpixels makesit difficult to produce
a satisfactorymodulationtransferfunction ("MTF") at maximumresolutiondue to the
optical limitations. The QuantumEfficiency of ImagerSensorsusablein thepreferred
15 embodimentof the ESCcan be shownto be superiorto film or the humaneye. See
Figure 6.
The Image Pickup Device 30 requires a large number of different voltages levels
for its operation. By using local regulated power supplies 32 for the Imager Signal
Chain, the induced noise from the main power supply can be reduced. The power
20 supplies 32 are also adjustable ("programmable") so that the CCD can be optimized for
specific parameters. Some of the parameters which may be changed by adjusting these
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levelsare the amountof antiblooming, full well capacity, radiation hardness, spurious
charge reduction and output amplifier gain.
5
2. Preamp Circuitry 35
Referring still to Figure 2, the Preamp Circuitry 35 comprises an electronic
amplifier. It takes the output signal from the Image Pickup Device 30, buffers the signal
and raises the signal level to an acceptable magnitude usable by the rest of the circuit
elements. In accordance with the preferred embodiment, conventional circuit amplifiers
are used for the Preamp Circuitry 35, as will be discussed in more detail infra, in Section
III.
10 3. Correlated Double Sampler ("CDS") 40
Referring now to Figures 2 and 5, the Correlated Double Sampler ("CDS") 40 is
a circuit with an output that reflects the amplitude of the current pixel being read from
the Image Pickup Device 30. The CDS 40 takes in the amplified CCD output from the
Preamp Circuit 35 and produces as its output 44 the subtraction of the "live" pixel level
15 and the reset level prior to the live pixel level. By this procedure, correlated noise is
eliminated and only the signal caused by the individual pixel is left. If this procedure is
done with the right timing, the correlated noise effectively can be subtracted out but, the
noncorrelated noise remains.
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Referringstill to Figures2 and 5, the CDS 40 delays the reset level time by
sendingthePreampoutputto a Circuit with Delay42. The outputof this circuit is fed
to oneinput of aDifferenceAmplifier 41. The Preampoutput signalalsoconnectsto a
Circuit withoutDelay43andthento theotherinput of theDifferenceAmplifier 41. The
5 two inputsto the DifferenceAmplifier 41 causethe live pixel time to coincidewith the
delayedresetlevelat the DifferenceAmplifier 41. At the endof the live pixel time, the
DifferenceAmplifier 41 outputsthe differenceof thesetwo signalson output line 44.
The combinationof the Circuit With Delay 42, the Circuit Without Delay 43 and the
Difference Amplifier 41 comprises a Correlated Double Sampling Circuit 40. Some
10 circuits which have been designed to perform a similar function use multiple analog
switches or multiple sample and holds. The large transients caused by analog switches
combined with the fact that the turn on to turn off ratio is lacking, generally make these
types of designs lower performance components. By eliminating analog switches from
this circuit, lower noise performance can be achieved due to the elimination of unwanted
15 transients. Implementing this circuit with a delay provides superior results. The
Difference Amplifier 41 also functions as a filter to limit the noise bandwidth of the
Imager Signal Chain 50. An optimum bandwidth is chosen to limit as much noise as
possible but still ensure that the required pixel value can be reached before the Sample
and Hold circuit takes its sample. See the Imager Signal Chain Signals shown in Figure
20 7.
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4. Sample and Hold Circuit 45
Referring now to Figures 2, 5 and 7, the Sample and Hold Circuit 45 is designed
to produce a constant amplitude signal by taking a sample of an incoming signal at an
instant in time. It may transform this sample, for example, in magnitude, but its primary
function is to hold a version of this time sampled signal constant on its output. The
Sample and Hold Circuit 45 receives the output of the CDS 40. At the point in time
when the CDS 40 is outputting the desired signal, which represents the pixel value, the
Sample and Hold Circuit 45 preferably holds the representative signal for a time duration
long enough for the Analog to Digital Converter 60 to perform its conversion.
As shown in Figure 7, the output of the Difference Amplifier 41 is inverted and
sampled and held by the Sample and Hold Circuit 45. This is the signal required for the
Analog to Digital Converter 60.
5. Analog-to-Digital Converter ("AID") 60
Referring again to Figures 2 and 5, the Analog to Digital Converter ("A/D") 60
15 is a circuit which converts an incoming analog signal to a digital signal representative of
the amplitude of the analog signal. The A/D 60 receives the output signal from the
Sample and Hold Circuit 45 and converts it to a digital signal according to conventional
techniques. Digital signals representing the Sample and Hold Circuit's output then are
transferred under control from the Timing Generator 75 to the Memory Buffer 65
20 (described below). Each pixel of the image has its own digital representation after
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conversionby the A/D 60. The ESC is unique in that it uses only the higher order bits
out of its A/D convener. The ESC uses an A/D which has a larger number of bits, x that
is accurate to only a certain number y out of the x bits. The ESC guarantees system
accuracy by using only the number of bits y which are accurate. The remaining bits are
5 not used.
Referring now to Figures 2 and 5, the Line Drivers 61 and Receivers 62 preferably
comprise RS-422 line drivers to differentially drive the data lines 63, 64 between
detachable components of the Camera. By making the Camera into detachable
components, versatility is added by allowing the system to be used as a one piece system
10 or multiple piece system. Different lengths of cables attach to the different components
for various needs. Thus, according to the preferred embodiment of Figures 2, 3, 4 and
5, the Image Pickup Device 30, CDS 40, Sample and Hold Circuit 45, A/D 60 and Line
Driver 61 are all housed in the Camera Body 20. The Line Receiver 62, Memory Buffer
65, Timing Generator 75, Microcomputer 100, Power Source 70, Input/Output
15 Connections all are housed in a separate Electronics Box 15. Detachable cables 63, 64
connects the circuitry of the Body 20 to the circuitry of the Electronics Box 15.
6. Memory Buffer 65
Referring now to Figures 2 and 5, the Memory Buffer 65 preferably comprises a
circuit that stores the digital representation of the image prior to being used by the
20 Microcomputer circuit 100. The Timing Generator 75 produces signals that cause the
Memory Buffer 65 to receive the data from the A/D 60 at appropriate times.
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Thus, the Memory Buffer 65 receivessignalsfrom the Timing Generator75
enablingit to receivethe datafrom the A/D 60 by way of the Line Driver 61 andLine
Receiver62. An imageor multiple imagesthenarestoredin the Memory Buffer 65.
The MemoryBuffer 65canthenbe readout undercontrol of theMicrocomputer100by
wayof theBuffer 66 for avarietyof reasons,suchasto readinto PermanentMemory80,
or to send to anotherpart of the circuit suchas the High SpeedData Port 130 for
immediatetransmission,or to bemanipulatedby theMicrocomputerCircuit 100for data
compression,analysis,etc. TheMemoryBuffer 65 canbemadeto supportvarioussizes
of memory integratedcircuits ("ICs"). By doing this, ImagePickup Devices30 with
higheror lowerresolutioncanbeusedwhichproducedifferentamountsof totaldataper
image. The advantageof writing thedatato a MemoryBuffer 65beforeit is sentto the
PermanentMemory80 is thatthe ImagePickupDevice30 canbereadout at a constant
rate. Many PermanentMemory 80 systemshavewait stateswhich could causedelays
and vary thecharacteristicsof thepixels beingreadout.
15 7. Level Shifters 90
Referring now to Figures 2 and 8, the Level Shifters 90 are circuits that change
the voltage levels of their inputs to different voltage levels appropriate for activating and
running the Image Pickup Device 30. If the Image Pickup Device 30 is a CCD in
accordance with the preferred embodiment, several voltage levels are necessary for
20 operation. The Level Shifters 90 take the digital logic level voltage input signals and
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convert them to the different voltage levels as required for operating the Image Pickup
Device 30. The Level Shifters 90 are critical to the performance of this kind of system
and great care needs to be taken on how these are used.
The turn on and turn off time of the Level Shifter circuits 90 must be very short.
5 Slower turn on and turn off designs result in unusable circuit characteristics. The design
does not use negative feedback. Leaving out negative feedback ensures that large current
transitions during a voltage level hold period will not occur. The preferred design, shown
in Figure 8, also has a very low power consumption while idle, which is important to a
camera of this type when it is powered from battery power. The RC filter on the output
10 of each Level Shifter allows tailoring of the rise and fall time of the signal. Too fast of
a rise time can cause spurious charge in the CCD, too slow a rise timed can cause
insufficient charge transfer throughout the CCD.
D. PERMANENT MEMORY 80
Referring again to Figure 2, Permanent Memory 80 comprises a data storage
15 system which stores data even after system power has been turned off. The Permanent
Memory 80 stores permanent digital versions of the images obtained by the Imager Signal
Chain 50. The Permanent Memory 80 preferably is removable so that other memory
disks or cartridges can be substituted for the present memory disk or cartridge when it is
full. In this manner, the number of images which can be stored is limited only by the
20 number of available memory devices. The permanent memory also preferably performs
special functions, such as storing the programs for the Microcomputer Circuit 100, and
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15
loading themafter powerup, poweringdown to savesystemenergyand savingspecial
datafrom devicessuchasdateandtime clocksor data from the DataPort 120.
The PermanentMemory 80 is analogousto film cartridges in a typical film
camera. While variousmemorydevicescould beused,suchasCD disks, floppy disks,
and the like, a Hard Drive preferablyis usedas the PermanentMemory 80 becauseit
includesthefollowing advantages:(1) it hasa high bit density;(2) it canincludepower
down modesto savebatterypower,(3) it is nonvolatile,so it retainsits dataafter power
is takenaway; and (4) it hasa high read/writespeed. The Hard Drive can include a
DISK indicatorthatis lit to notify theUserwhenadisk reador write is beingperformed.
By usingRemoyableHard Drives,differentprogramscanbe loadedon differentDrives
to performvaryingfunctions. For example,oneDrive could havea programthatbrings
in data from a Latitude LongitudeLocating (L3) deviceand that storesdatawith each
image; anotherDrive could haveprogramswhich allow operationof the camerawith
different timedelays. Similarly, theHard Drive couldprovidespecialindicationson the
LCD Display28 for specialapplicationsor coulddownlink imageswithout storing them
onadisk. As oneskilled in theart will realize,thevariousprogramsthatcould bestored
on the Hard Drive for usein theESCSystemarevirtually unlimited.
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E. TIMING GENERATOR 75
Referring to Figures 2 and 10, the two processing circuits which have control over
the camera at different times in its operation are the Timing Generator 75 and the
Microcomputer 100. The relationship between the Timing Generator 75, the
5 Microcomputer 100 and the rest of the Camera is illustrated in the programming flow
chart of FIG 10. During the Image Pickup Device 30 readout period, the Timing
Generator 75 is active. The rest of the time the Timing Generator 75 waits for activation
from the Microcomputer 100.
Referring now to Figures 2 and 8, the Timing Generator 75 and its associated
10 circuits are shown in accordance with the preferred embodiment. The associated circuits
include a Synchronizer 77, a Line Receiver 73, a Line Driver 76 and an Oscillator 71.
The Line Receiver 73 connects electrically to the Camera Interface Circuitry 25, from
which it receives output signals indicating camera operation. The output of the Line
Receiver 73, in turn, connects to the Synchronizer 77, which also receives input signals
15 from the Microcomputer 100. The output of the Synchronizer 77 connects to the
Programmable Timing Generator 75 and the output of the Timing Generator 75 connects
to a Line Driver 76. The Line Driver 76 electrically connects to a Line Receiver 74 and
then to the Level Shifter 89 via a cable 63 to permit the Camera Body 20 to be detached
from the Electronics Box 15 that houses the Timing Generator 75 and Microcomputer
20 100.
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Initially, signalsarereceivedfrom theMicrocomputer100which initiate theImage
Sensor30 readoutsequenceof theTiming Generator75. Thesesignalsaresynchronized
by theSynchronizer77. Signalsalsoaxe received from the Camera Interface 75 through
the Line Receiver 73 and Synchronizer 77. These signals allow the Timing Generator 75
5 to know the status of the Camera Body 20 such as when the shutter has been opened
(pulse N1 in Figures 1, 30 and 31) and when it has closed (pulse N3 in Figures 1, 30 and
31). The synchronizer insures that the Microcomputer's controlling signals do not violate
the set up or hold time of the Timing Generator's inputs. The Timing Generator 75
controls the Image Pickup Device 30 and the Camera Body 20 by way of the Line Driver
10 76 and Line Receiver 74. As noted, the Line Driver 76 and Line Receiver 74 are
included to allow the system to be produced in detachable parts. The timing must be
level shifted by the Level Shifting Circuits 90 when different voltage levels are required.
The Timing Generator 75 preferably comprises a Programmable Logic Device,
such as the Altera EPS-448 Stand Alone Microsequencer (SAM). By using a device of
15 this type, versatility is added to the system by enabling the Timing Generator 75 to be
reprogrammed for a variety of sensors and sensor readout strategies. Knowledge of how
to program the SAM is provided by the manufacturer, ALTERA. Two examples of
programs usable for a system of this type are included in the Appendix, one for MPP
operation and one for CRAB operation. Again, due to the programmability of this design,
20 these examples are only two of many possibilities. The utility of a programmable camera
allows changes which are only limited by the imagination of the programmer. The
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example programs for the SAM implement the timing waveforms of FIGS. 9A-9D for the
Loral family of CCDs.
Once activation is received from the Microcomputer 100 the SAM executes a
Charge Dumping Sequence, as shown in the timing waveform analysis of FIG 9A. The
5 Charge Dumping Sequence preferably is repeated several times to evacuate the CCD of
accumulated charge due to thermal energy. At the completion of the Charge Dump
period, the shutter is opened by SAM control and the Light Integration period begins.
This is illustrated in Figure 9B for MPP operation and Figure 9C for CRAB operation.
After the SAM is notified that the shutter has been closed, the CCD then is readout and
10 the resulting data is stored in the Memory Buffer 65, as shown in FIG 9D. Upon
completion of this operation, control signals let the Microcomputer 100 know that the
sequence has been completed and that the digitized image now resides in the Memory
Buffer 65.
F. MICROCOMPUTER 100
15 The Microcomputer is a circuit that can be programmed to produce a variety of
functions and operations. It can use an operating system to facilitate the interfacing to
system peripherals and it can communicate with the outside world and make
preprogrammed decisions to determine how to control the ESC System. Referring now
to Figure 2, the Microcomputer 100 receives input signals from the Control Circuit 110,
20 Permanent Memory 80, Power Supply 85, Standard Data Port 120, Camera Body 20,
Timing Generator 75 and Memory Buffer 65. The Microcomputer 100 also transmits
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output signalsto the PermanentMemory 80, Timing Generator75, CameraBody 20,
High SpeedData Port 130,StandardData Port 120, Indicator/Display95 and Power
Supply85. By acombinationof firmwareandsoftwareprogramstheMicrocomputer100
orchestratesthe operationof the ESC, determiningwhat will be done, how it will be
5 done,andwhenit will bedone. TheMicrocomputer100preferablyis programmableso
that anendlessnumberof programscanbe loadedandrun which controlthe systemand
its peripheralsfor a variety of applicationsandneeds.
In thepreferredembodiment,the fu'rnwareis locatedin the BIOS (Basic Input
Output System)and the softwareis loadedfrom the PermanentMemory as described
10 supra in section Ill(C). The Microcomputer 100 communicates with the Camera Body
20 to execute image taking sequences. The Timing Generator 75 works in cooperation
with the Microcomputer 100 and has the responsibility of sending the images into the
Memory Buffer 65. From the Memory Buffer 65, the Microcomputer 100 can reroute the
data to any and all elements under its control, including the Permanent Memory 80, High
15 Speed Data Port 130, and Standard Data Port 120. The Microcomputer 100 controls the
Power Supply 85 and can activate and deactivate it for different power supply needs. It
also receives signals from the operator through the Control Circuitry 110 to help it make
decisions as to how to operate and send signals to indicators and displays to inform the
Operator regarding system operation. As noted above in Section II(A)(2), one of the
20 controls can be a multiposition mode switch 27 (Figure 3) which can be selected by the
Operator to choose different programmed functions.
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The Microcomputer100preferablycomprisesa DOS system. In the preferred
embodiment,aWildcard88 is used. By usinga standardDOS system,theprogramming
is within theskill of individualsfamiliar with writing DOSPersonalComputerPrograms.
In addition,theprogramspreferablyarea combination of 'C' and Assembler languages.
5 An example of how the Microcomputer circuit 100 can be programmed will illustrate one
of the many possible programs which could be utilized. This example shows that the
Program Controlled Functions of FIG 10 are programmed. One skilled in the art will
realize that this example is merely illustrative and that the number of possible
programming scenarios is limited only by the programmer's imagination.
10 Referring now to FIG 11A and 11B, an example program is illustrated which can
operate this camera. The actual program which implements this flow chart can be found
in the attached Appendix. The programmable mode function 27 (Figure 3) is used in this
example to reroute the program's flow. For example, as shown in Figure 3, Mode 3 is
a downlink function. According to the preferred embodiment of FIG 11A, Mode 3 is
15 checked to determine whether to downlink images or not. The four modes implemented
by this particular program are: Mode 1 = Take Picture and Store on Disk, Mode 2 =
Take Picture, Store on Disk, Downlink, Mode 3 = Downlink all selected Images, Mode
4 = 10 Second Self Timer version of Mode 1. See Figure 3. The downlink function is
accomplished through the High Speed Data Port 130, shown in FIG 2. In accordance
20 with the preferred embodiment, the Permanent Memory 80 comprises a disk drive.
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To be ableto write a programto control thecamera'sfunctions theprogrammer
needsto know somespecificinformationaboutthe camerahardware. The mannerin
which to usethis informationis shownin theexampleprogramin the Appendix. First,
sincethe systemis a DOS basedcomputer,an AUTOEXEC. BAT can beusedto start
5 the programexecutionwheneverthe systemis "booted" or turnedon. In the example,
the program 'xtclock.com' is employedto set the Microcomputer's date and time to
correspondto thedateand time of the DateandTime Clock 104 thatpreferably forms
part of the MicrocomputerCircuit 100. See FIG 2. This can be a No-Slot Clock, such
as is made by Dallas Semiconductor. The program 'xtclock.com' is commercially
10 available software for this device. The next command, 'd:' changes the default disk drive
to d:. In this example the Permanent Memory 80 preferably comprises a Prairie Tek 240
Hard Drive. This assumes that the Permanent Memory is a Hard Disk Drive with two
partitions, c: and d:. The program 'pwrtest.exe' is then executed to set up the Hard Drive
to go into a low power mode if it has not been accessed within a preprogrammed period
15 of time. The example program 'pwrtest.exe' illustrates one way of doing this. The
information from the manufacturer, Prairie Tek is used to enable a programmer to write
programs of this type. The program 'zwait.exe' is then executed to set up the Wildcard
88 for 10 Mhz operation and the minimum amount of wait states. The example shows
one implementation of this operation. The information which enables a programmer to
20 program the Wildcard is available from the Manufacturer, Intel. The last program to be
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15
20
25
executed is escdtt2.exe. This program implements the rest of the flowchart of figure 11A
and llB.
The main module is written in 'C'. It calls up the other modules (functions)
which are written in Assembler. To program the camera the addresses of the components
5 under program control must be known. These are:
Inputs to Microcomputer
03E8h Bits 0 through 7 - Data input to Microcomputer from Memory Buffer.
03E9h Bits 0
- READY - Relates when SAM has completed the imaging cycle.
Bit 1 - MO - Mode 0 active.
Bit 2 - TAKPIC - Relates that User has depressed the shutter
release button.
Bit 3 - M3 - Mode 3 active.
Bit 4 - M2 - Mode 2 active.
Bit 5 - M1 - Mode 1 active.
Bit 6 - L3 - Relates that a User data input or output device is
hooked up to the Standard Data Port.
Outputs from Microcomputer
03E8h Bits 0 through 7 - Down Link Port Data - writing data to this address
results in it being sent out the High Speed Data Port.
03E9h Bit 0 -
is read
INCC - increments memory counter of Memory Buffer when data
from Memory Buffer.
Bit 1 - RESETC - resets memory counter of Memory Buffer to
beginning of memory address.
Bit 2 - CAMST - transfers control to SAM for image taking
sequence.
Bits 3 and 4 high = PWRUP - powers up circuits for picture taking
cycle.
Bits 3 and 4 low -- PWRDWN - powers down circuits from picture
taking cycle.
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03EAh
Input and Output
3F8-3FF
Bits 0 through 7 = LCD Display - write two digit BCD numbers to
this address to be displayed.
Standard Data Port is located in the COM1 address space of IBM
XT and compatible's convention.
The example program contains Assembler modules which use these I/O Port
addresses to accomplish programmable control of the camera in accordance with
conventional techniques.
G. INPUT / OUTPUT CIRCUITRY
10 1. High Speed Data Port 130
Referring again to Figure 2, the High Speed Data Port 130 is an application
specific high speed port required to transfer to a remote location the large amounts of data
incurred in high resolution electronic imaging. The High Speed Data Port 130 is a
nonstandard high speed port reconfigurable to communicate with various transmission
15 rates and schemes such as Shuttle Ku Band Digital Data, Aircraft High Speed Digital
Data for DOD purposes, high data rate ground based systems, and high throughput
required systems which want the system data at high speed. The High Speed Data Port
130 receives data from the Microcomputer 100 and transmits it to the applicable data
interface. It can be formatted to satisfy Operator needs and protocol by changing bit sync
20 identifiers. The system can be made to run at 1.908 MBPS or 9.54 MBPS when
implemented with the Wildcard 88 system. These speeds allow it to synchronize with the
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Wildcard by using its systemclock. The Port can be madeto draw very little power
whenidle by designingin low powerstates.
2. Standard Data Port 120
The Standard Data Port 120 is a digital data input / output system which meets
5 industrial standards and is a relatively easy port with which to interface. It can be used
for User Data / Control Input or Data / Control Output. Because the Standard Data Port
120 interfaces to the Microcomputer 100, its function is programmable and unlimited in
scope. The Standard Data Port 120 sends and receives data to and from external systems.
It also can be used to control the system from an external circuit or computer and it can
10 be used to get information into or out of the system while operating or idle. For example,
user data can be stored in the Permanent Memory 80 corresponding to images taken at
a certain time. As mentioned previously, the Standard Data Port 120 can be used to bring
in data such as Latitude / Longitude Data (L3) (See Figure 1) for each image taken. It
can interface the system to a wide variety of standard digital peripherals, such as
15 Modems, Printers, Plotters, and the like. It also can allow the Operator to input data into
its port and output it at high speed through the High Speed Data Port 130.
If the Standard Data Port 120 is used as COM1 of the IBM XT standard, existing
commercially available software packages such as Kermit (for file transfers) or Smart
Term (to control the camera from a remote terminal) can be implemented.
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3. Control Circuitry 110
The Control Circuitry 110 provides a method for the Operator to determine system
operation. The Control Circuitry 110 powers up the system or resets the system if
necessary or in a situation when the Operator would like to retake an image. The Control
5 Circuitry 110 also can be used to select one of the programmable modes (Mode 1, 2, 3
and 4 on switch 27 in Figure 3) for operation. The programmable modes can be Control
selected and software programmable. By doing this a programmed number of operations
and characteristics can be activated. Different Permanent Memories 80 can hold different
programs making the programmable modes change function depending on which
10 Permanent Memory 80 is in use. Thus, it will be understood by one skilled in the art that
the function of the Control Circuitry modes can be changed by simply changing
Permanent Memory 80 cartridges or disks.
4. Indicator/Display 95
The Indicator / Display 95 are circuits and devices used to provide the operator
15 with information regarding system operation. By viewing the Indicators / Displays 95,
the operator can determine the status of the system. The operator can determine when
the battery or power source needs attention, how many images have been taken, and what
the system is doing, (downlinking, storing data, or communicating to the outside world).
Because the Display 28 in the system is programmable through the Microcomputer 100,
20 the indicator also can inform the operator of malfunctions or provide various types of
other information.
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H. POWER SUPPLY 85
The Power Supply 85 provides the necessary conversion from the Power Source
70 to satisfy the requirements of the rest of the system. The Power Supply 85 receives
as an input the power signal from the Power Source 70 and changes this available energy
5 into different voltage levels and current potentials which the circuits require. It can
contain special circuits to let the operator know when the Power Source 70 is running
low. It also can be under program control from the Microcomputer 100 to perform power
management to conserve the Power Source 70.
For example, the analog circuits in the camera can be powered down when a
10 picture taking sequence is completed, if a removable hard drive is used with a
programmable low power state, turning off parts of the circuit which are currently not in
use. The Power Supply 85 can send signals to the Microcomputer 100 to put it in a reset
mode if the power gets too low. By using a variety of power management strategies the
camera is designed to operate longer on each battery. All of the circuits of the system
15 are designed with power saving in mind. Parts have been chosen throughout the circuits
which will perform the necessary function with the least amount of power. The camera
preferably operates off of a 6V Nicad battery. If such a battery is used, and because
many of the circuits require 5V, a voltage regulator which has a small input to output
drop voltage must be employed. Normal voltage regulators have a drop voltage of about
20 3V. By using a Power MOSFET transistor in a series pass configuration the drop voltage
can be made very low. An example of a design of this type is illustrated in FIG 12. This
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particular design would have a drop voltage of only .07V when 1 Amp of current is
flowing through the series-pass MOSFET.
The Power Source 70 is the source of energy that powers the camera. This power
source preferably is a rechargeable Nicad battery, but also could comprise an AC/DC
5 supply or a DC/DC supply.
III. SYSTEM COMPONENTS
In the following discussion regarding the circuit elements of the electronic still
camera CESC"), the elements will be discussed based upon their location on each of the
printed circuit bgards ("PCB's") that are used in the preferred embodiment of the ESC.
10 This is done to assist the person skilled in the art in manufacturing the ESC. It should
be understand, however, that the layout of the circuit elements on the circuit boards could
be altered by one skilled in the art without departing from the principles of the present
invention. Similarly, other circuit elements could be substituted for the elements used in
the preferred embodiment without departing from the underlying principle of this
15 invention.
Referring now to Figure 13, a general layout of the ESC System components
includes a CCD printed circuit board ("PCB") for converting photons to an electrical
analog signal, an Analog PCB receiving and processing the analog image signal, a
Memory PCB, two digital PCB's including a DIGIT 1 PCB and a DIGIT 2 PCB, an LCD
20 PCB, and a Power Supply PCB. The Analog PCB and CCD PCB preferably are located
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in theCameraBody20 (FIG.3), while theremainingprintedcircuit boardspreferablyare
containedin theElectronicsBox 15 (FIG. 3).
A. CCD PCB / CCD CIRCUIT
Referring now to Figures 13A-B and 14A-B, the CCD (Charge Coupled Device)
5 PCB 200, as mentioned, is one of two circuit boards that are mounted in the Camera
Body 20. The CCD PCB 200 preferably includes the Image Pickup Device 30 (Figure
2), which preferably is a charge coupled device or "CCD" 210. The CCD PCB 200 also
preferably includes the Preamp Circuitry 35, Level Shifters 90 and the Power Supplies
205.
10 The circuit schematic drawing for the CCD Circuit is shown in Figures 14A and
14B and preferably includes Line Receivers (201,202), power supplies 205, and the CCD
unit 210. Starting in the upper left hand comer of Figure 14A, integrated circuits 201 and
202 preferably comprise RS-422 Differential Line Receivers. These integrated circuits
are used for transmitting the CCD clocking signals from the Electronics Box 15 to the
15 Camera Body 20 (Figure 3). When this system was developed, the Astronauts felt that
it was important in some cases to make the Camera Body 20 detachable, hooked up with
a six foot cable 64. For these lengths it is important to use a differential line driving and
receiving circuit. The RS-422 Differential Line Receiver was chosen to be the standard
on this cable due to its high speed and long line driving capability.
20 The power supplies for this circuit are iUustrated in the lower left hand comer of
the schematic of Figure 14A and generally comprise Zener diodes, 211,212, integrated
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circuits ("IC's") 221, 222,223, 224, 225,226, and 227 and supporting circuitry. The
CCD 210 (Figure 14B) requires a large number of different voltage levels for its
operation. To decrease the number of wires in the power cable 64 between the
Electronics Box 15 and the Camera Body 20 only +5VD, DGND, +12V and -12V voltage
5 lines are connected as input signals to this circuit. Also, by using local regulated power
supplies, the induced noise is much less than it would be if all of the necessary voltage
levels were run by voltage lines all the way from the Power Supply 85 (Figure 2) located
in the Electronics Box 15. The power supplies 205 in the CCD PCB 200 preferably are
also "programmable" so that the CCD 210 can be optimized for specific mission related
I0 parameters. Some of the parameters which may be changed preflight by adjusting these
levels are the amount of antiblooming, the full well capacity, radiation hardness, spurious
charge reduction and output amplifier gain.
The Output Drain referred to in the drawing as "OD" of the CCD 210 has a high
voltage requirement. A DC/DC converter 221 preferably is included to convert the
15 incoming +12V up to +24V at a full load efficiency of 78%. The +24V then is regulated
by voltage regulator 222 down to +20V. The resistors on the outputs of each of the
regulators are in place to meet minimum current requirements. Zener diodes 212 and 211
are used for the +1.22V and +8.4V voltage supplies, respectively. The current
requirements are very low for these two supply voltages so the use of Zener diodes 211,
20 212 is satisfactory. The LM317LZ (222, 223, and 224) and LM337LZ (225, 226, and
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227) voltage regulators that are used for the other potentials in this design have a
minimum current draw which is much higher than the current required by 212 and 211.
Referring still to Figures 14A and 14B, the level shifting circuitry constructed in
accordance with the preferred embodiment comprises transistors 232 through 259. The
5 Level Shifting circuits 90 take TI'L (Transistor Logic) levels in, with less than 0.8V
equating to a low level and greater than 2.0V equating to a high level, and provide a
voltage output through the two output transistors such as 233 and 234. For example, the
level shifting circuit made up of 232, 233, 234 and 235 takes in either a 0V or +5V input
signal from the AOUT output of Line Receiver 202 (pin 3). This signal is input at the
10 emitter of transistor 232 and is converted to a +3V output at the emitter of transistor 233
when 0V is at the input (the emitter of 232). Conversely, a -9V output is obtained at the
emitter of transistor 233 when +5V is at the input (the emitter of 232). The parts used
for this level shifting design are critical. The turn on and the turn off times must be very
short. In this design, Part No. 2N4260, made by Motorola, is used due to its lns turn on
15 and turn off times. While this design does not necessarily require this fast speed, the
flexibility preferably is available in situations where the driving electronics must be set
up for a faster rate. Slower turn on and turn off transistors have been tested resulting in
unusable circuit characteristics. One skilled in the art will note that this level shifting
design does not employ negative feedback. Leaving out negative feedback insures that
20 large current transitions will not occur during a voltage level hold period.
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The CCD 210 preferably drives a preamplifier output circuit 35 (Figure 14B)
comprising operational amplifier 265, voltage regulator circuit 267, and transistor 269 to
buffer and boost the CCD's output. The CCD 210 has internal to it a source follower
field effect transistor CFET") amplifier. The Output Drain ("OD") shown on pin 5 of the
CCD 210 in the preferred embodiment and Output Source ("OS"), shown on pin 4, are
the connections of this internal amplifier to the outside world. Resistor 271 comprises
the load resistor for the CCD's internal FET. The value of resistor 271 can be changed
by one skilled in the art to optimize the characteristics of the individual CCD 210. It
should also be noted that noise and gain parameters are affected by this resistor's value.
10 The output signal from the CCD 210 is AC coupled to an operational amplifier
265 by capacitor 272. Resistors 273 and 274 set the output of amplifier 265 at a DC
midpoint for proper operation from a +9V voltage supply, comprised of voltage regulator
267. Operational amplifier 265 is configured as a programmable supply current, current
feedback amplifier with a gain of 10, bandwidth of 35 Mhz, 70mV integrated noise and
15 a current draw of only 1.2 ma. Voltage regulator 267 ensures that its power supply is
clean and that it is not supplying voltage beyond the ampLifier's maximum supply
voltages. Transistor 269 is an emitter follower used to drive the cable between the CCD
PCB 200 and the Analog PCB 300 (Figure 13). The emitter follower configuration
provides a low impedance output with a high current potential. Resistor 276 and
20 capacitor 277 are the programming resistor and capacitor for the amplifier 265.
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The CCD 210 used in the preferred embodiment of Figures 14A and 14B is the
Ford FA1024L. As mentioned above, this camera can support a 1024 x 1024
monochrome, a 2048 x 2048 monochrome and a 2048 x 2048 color CCD. The Ford CCD
is a 3 phase, two output, MPP (Multi-Pinned Phase) Implant, 1 megapixel per second
5 readout device. It preferably is run in an antiblooming mode to suppress excess charge
which would normally cause blooming up and down the CCD columns. When one starts
an investigation on how to build a high performance electronic camera system based on
a CCD, it is found that the way the CCD is run or clocked out determines the foundations
for the performance of the camera system. Clocking techniques determine many of the
10 parameters of the CCD's performance.
In the preferred design, the CCD 210 is clocked out only one of the outputs (pin
4). The CCD 210 typically is made so that half of the device can be read out the top and
half out the bottom or all of the device out the top or bottom. The advantage in running
the device only out one side is that there is no need to coordinate the output signals from
15 the two halves with each other. In other words, separate outputs can have separate
characteristics giving half of the image a different offset or gain or noise character. When
the device is run out only one output, there is no noticeable split between the two sections
when an image is viewed. With carefully designed circuitry, multiple output devices may
be run in a multi-output mode. This would, of course, require two support circuits for
20 each output. Because the readout rate is near 1 megapixel per second and the CCD array
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contains 1024 x 1024 pixels, the device can be read out in about 1 second. If a faster
output is required, it may be necessary to use both CCD outputs.
As mentioned above, the preferred design clocks the CCD 210 in an antiblooming
mode. This mode of operation has been generally known for some time but has been
5 recently brought into use, motivated by this ESC project. The antiblooming technique
used in the preferred embodiment is referred to as Clocking Recombination Antiblooming
("CRAB") and it has several advantages. The CRAB technique does not decrease the
sensitivity of the CCD, it does not reduce the fill factor of the CCD (how much area is
active on the face of the sensor), but it can suppress a very large amount of excess
10 charge. There does appear to be a shift in the MTF (Modulation Transfer Function) when
the CCD is being used in the antiblooming mode. The preferred CCD is a three phase
device with a Boron, multi-pinned phase ("MPP"), Barrier Phase implant under phase 3.
(MPP will be discussed later). Phase 3 is biased to -9V during light integration. Phase
1 and 2 are clocked in such a way as to "slosh" the collected charge back and forth
15 during integration. These phases are clocked from +6V to -9V. This technique brings
the excess charge into a region that permits discharge through the channel stops, thus
maintaining the maximum full well to a defined limit. By discharging the excessive
charge with this technique, the camera can suppress spots of excessive light level without
degrading the exposure of the rest of the image. This technique is extremely important
20 for the successful operation of this system.
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The ESC can be operated in two preflight set modes, the CRAB antiblooming
mode (preferred) as described above or the MPP mode. The MPP mode gives better dark
current characteristics than the CRAB antiblooming mode but it cannot suppress excess
charge. It also has a smaller full well capacity. The full well of the CRAB antiblooming
5 mode is on the order of 150,000 electrons, the MPP mode is around 80,000. The pixel
to pixel nonuniformity tends to be better in the CRAB antiblooming mode, around 1%.
These two modes are easily changed by reprogramming one programmable logic device
in the camera. All other parameters stay the same.
Because the ESC is designed to be a low power device and to work with a shutter,
10 a certain sequence is followed for each image-taking event. First, the CCD 210 is cleared
of charge by turning on the serial gates at the top of the device, turning on the reset gate
and then running the array gates enough times to clear out the excess stored charge which
builds in the CCD when it is idle. Second, the shutter is opened and the CCD's pixels
are filled with electrons in response to the image focused on the CCD 210 by the camera
15 lens. Third, the shutter is closed and the CCD 210 is read out one pixel at a time to the
output circuit. This scheme allows the CCD 210 to run only from a time immediately
before taking a picture until a time immediately following the picture taking. Because
the CCD 210 is not run continuously, power is conserved. This technique also gives
images on demand so that the user does not have to wait for the camera to take a picture.
20 One dumping cycle of the CCD takes approximately 32 milliseconds. See Figure 3 I.
This design currently dumps the CCD three times which means the time from when the
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operator presses the shutter release button on the camera until the shutter titres is
approximately 96 milliseconds.
According to the preferred embodiment, a large CCD, 15mm X I5mm, is used so
that more of the 35mm format is used. This facilitates the use of the viewfinder. The
5 viewfinder 18 (Figure 3) has been customized in the Camera Body 20 to show only the
area viewed by the CCD 210. In addition, the CCD 210 has been modified to eliminate
the protective glass covering with which it is normally obtained. It was found that the
glass covering commonly used on CCD's produced a large amount of noise due to
reflection off of the interior components of the camera. Removing the glass greatly
10 reduces these reflections and the ensuing noise. An alternative solution is to cover the
glass with an antireflective coating.
According to the preferred embodiment, a relatively large pixel size is used. As
a result of using a larger pixel size, 15 microns x 15 microns, the optics are not under
stress. Consequently, the ESC is not limited by the optics. Smaller pixel cameras have
15 difficulty achieving a good modulation transfer function CMTF") at their maximum
resolution, due 'to the optical limits of their system. As shown in Figure 6, the Quantum
Efficiency of this CCD is at a maximum of 45% at 6500 Angstroms. This can be shown
to be superior to film or the human eye. The dark current of this CCD can be shown to
be on the order of 25 Pa/era 2 when run in the MPP mode. This is about two orders of
20 magnitude better than other CCDs. The linearity of the Ford CCD has been shown to be
within +_1%. Pixel to pixel nonuniformity has been tested to be within 1%.
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B. ANALOG PCB
Referring now to Figures 13A, 13B, 16A and 16B, the Analog PCB 300 preferably
comprises two circuits, the Analog Circuit 350 and the Camera Interface Circuit 325.
These circuits are not related except for the fact that they both preferably are located
inside the Camera Body 20.
1. Analog Circuit 350
The Analog Circuit 350 preferably includes Correlated Double Sampler circuitry
40, Sample and Hold circuitry 45, an Analog-to-Digital Converter 60, and a Line Driver
61. The function of the Analog Circuit 350, in overview, is to receive the output from
the CCD 210 by way of the CCD preamp 35, (comprising amplifier 265 in Figure 14),
process the signal, digitize it and then send it to the Electronics Box for further processing
and storage.
Referring now to Figures 16A and 16B, the output signal from the CCD PCB 200
is designated as VIN. It should be noted that the electrical conductor between the CCD
PCB 200 and the Analog PCB 300 preferably is less than 30mm. The gain of this
incoming signal VIN is controlled by variable resistor 301. The signal then is AC
coupled to the two buffers, transistors 302 and 303. The circuit that comprises integrated
circuit 305 and operational amplifier 306 is a correlated double sampling ("CDS") circuit
40. The CDS circuit 40 performs a subtraction of the reset level of the CCD output from
the live pixel output. If this procedure is performed with the right timing, the correlated
noise can eff_tively be subtracted out. The noncorrelated noise still remains. This
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operationis implementedby delayingthe resetlevel by 400 nS usingthe delaycircuit,
305. This signal is fed to the inverting input of the opamp306, which preferablyis
designedas a differenceamplifier. The live pixel is fed to the noninverting input of
amplifier 306. At the end of the live pixel time, difference amplifier 306 has the
5 differenceof thesetwo signalson its output line 306. This output is sampledandheld
by integratedcircuit 310,which comprisesthe SampleandHold Circuit 45. Transistors
302,303,and304areusedasbuffersandimpedancematchingcircuits. Thedelaycircuit
305actsasa transmissionline with an input and outputimpedanceof 100 Ohms. It is
important to match the impedanceof the delay circuit 305 to prevent reflection and
10 attenuationof the signalalongthe delaypathto thedifferenceamplifier 306.
Thecombinedgainsof the CCD Preamp35 (Figure 14), the CorrelatedDouble
Sampler("CDS")circuit 40 (Figures16A-B)andtheSampleandHold circuit 310(Figure
16)boostthe CCD imagesignalup to 10Vpp. Black equatesto 0V and PeakWhite is
+10V. This is the signal requiredfor the Analog to Digital Converter60, shown as
15 integratedcircuit 360 in Figure 16B.
The ESCElectronicStill Camerais uniquein that it uses8 bits out of a 12bit
A/D converter360to insurethat thedigitizing is accurateto 8 bits. Most devicesuse8
bit converterswhich are accurateonly to about 5 bits. This is one reasonwhy this
Camerahasachievedsuperiorperformancelevels. Integratedcircuits 351 and 356 are
20 RS-422linedriversto differentiallydrive thedatalinesbetweentheCameraBody20 and
the ElectronicsBox 15.
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The integrated circuits ("Ics") used in the preferred Analog Circuit are heavily
bypassed. With analog and digital signals on the same printed circuit board, noise
problems are numerous. The circuit constructed in accordance with the preferred
embodiment employs a separate analog and digital ground. The Analog PCB 300 is
designed with as much space as possible covered by the analog ground plane. Ferrite
beads 321 are used along with decoupling resistors on difference amplifier 306. The
Ferrite Beads 321 guard against oscillations on the power supply lines, and the resistors
decrease the voltage level of any power supply line noise at the difference amplifier 306.
The capacitors used in conjunction with the decoupling resistors give the operational
amplifier 306 its own charge storage source for fast transients by remaining isolated from
the rest of the circuit.
Referring still to Figures 16A and B, variable resistors 301,307, 308, 309 and 311
preferably are the adjustments for the analog circuit. As mentioned above, variable
resistor 301 adjusts the incoming gain. Variable resistor 307 is used to match the
impedance of delay circuit 305. This adjustment is critical to maintain the integrity of
the signal in the delay line. Variable resistor 308 establishes the DC offset needed for
Sample and Hold Circuit 310. Variable resistors 309 and 311 adjust the zero level and
gain of the Analog to Digital Converter 360.
As noted above, some circuits which have been designed to perform a similar
function as the CDS Circuit 40 use multiple analog switch integrated circuits. The large
transients caused by analog switches combined with the fact that the turn on to turn off
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ratio is poor, makesthesetypes of designsexhibit a lower performance. The less
switching the betterfor a circuit of this type.
Differenceamplifier306alsois usedasa f'dterto limit thenoisebandwidthof the
analogchain. An optimumbandwidthhasbeenchosento limit asmuchnoiseaspossible
5 but still insurethatthe pixel value could be reachedbeforethe sampleandhold circuit
took its sample. This is accomplishedby the selectionof capacitors313,317 and319.
The DC voltagesneededfor the operationof the Analog Circuit are obtained on
the Analog PCB 300 by the DC / DC Converters, 326, 327, 328 and 329. As with the
CCD PCB 200, using local power supplies gives better noise performance and cuts down
10 on the number of wires running from the Electronics Box 15.
2. Interface Circuit 325
Referring now to Figures 15, 17, 31 and 32, there are three triggering signals, N1,
N2 and N3 which pass between the Camera Body 20 and the Electronic Box 15. The
schematic of the Camera Interface Circuit 325 shown in Figure 17 illustrates the circuit
15 which performs those functions.
Referring now to Figure 17, the Camera Interface Circuit 325 constructed in
accordance with the preferred embodiment includes integrated circuits 365 and 366 as RS-
422 Line Drivers and Receivers respectively to communicate to the Electronics Box 15
(Figure 3). When the shutter release button (not shown) on the Camera Body 20 is
20 pressed, the signal RB2 goes low. The RB2 signal is supplied as an input signal to
invertor 371, which inverts the low signal RB2 on its input to a high signal, N1 on its
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output. The signal N1 is transmitted to the Electronics Box 15 via Line Driver 366.
After a short delay during which the CCD 210 and other circuits are readied for picture
taking, a pulse N2 is received in the Line Receiver 365 from the Timing Generator 75.
When N2 goes high, transistor 373 turns on, pulling RT to ground, which fires the shutter.
5 The signal XSYNC then is received from the Camera to represent that the shutter has
closed. From the XSYNC signal, a signal N3 is generated, which is used by the Timing
Generator 75 in the Electronics Box 15 to know when to proceed with the picture taking
cycle. The line labelled NGND in this design is Digital Ground. Diodes 381, 382,
resistor 376 and capacitor 374 are used for noise immunity.
10 C. MEMORY PCB 400
Referring now to Figures 13A and 13B and 18A-C, the preferred embodiment of
the Buffer Memory Circuit 65 will be discussed. The Buffer Memory circuit 65 supports
both 1 Megabyte and 4 Megabyte static random access memories ("SRAM's") for running
the 1K x 1K or 2K x 2K CCDs respectively. SRAMs are used in the preferred
15 embodiment to cut down on noise and power consumption which would be a problem if
dynamic random access memories ("DRAM's") were used. The memory circuit is located
on the Memory PCB 400 in the Electronics Box 15. The signals DO-, DO+, DI-, DI+,
etc. are the incoming image data lines from the Analog-to-Digital converter 360 on RS-
422 Line Driver 351 and 352 in Figure 16B. At the time that image data is valid and
20 enough settling time has passed, the MEMWR signal is activated writing each pixers
value to a memory location. The signals INCC, INCADD, RESETC and CAMST are
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usedto incrementand resetthecounters401 through406 which producethe addresses
for the memorybank 425, which comprisesintegratedcircuits 412 through419. The
addressesare resetbeforeimagestoragein the memorybank 425 and also before the
memory bank 425 is read out and transferredto the PermanentMemory 80. The
5 incrementingsignalsareusedin the sameway, onefor imagestorageand onefor read
out. The data lines for readout are00 through07. The selectionof 4 Megabyteor 1
Megabytememoryarchitectureis madeby thejumpersJMPR1throughJMPR8.
D. DIGITAL PCBs
Referring now to Figures 13A-B, 19 and 23, the Digital processing circuitry
10 preferably is contained on two separate printed circuit boards, referred to herein as Digit
1 PCB 500 and Digit 2 PCB 600. The Digit 1 PCB 500, shown in Figure 19, includes
the Microcomputer Circuit 550, the Hard Disk Interface Circuit 525 and the I/O Port
Circuit 575. The Digit 2 PCB 600, shown in Figure 23, preferably includes the SAM
Digital Circuit (Timing Generator) 650, the Downlink Interface Circuit 625 and the L3
15 RS232 Interface Circuit 675.
I. DIGIT 1 PCB 500
a. Microcomputer Circuit 550
Referring now to Figures 19, 20A and 20B, the Microcomputer Circuit 550
generally comprises the Intel Wildcard 88 single board computer 555, a dynamic random
20 access memory ("DRAM") module 560, and a DRAM interface. The Wildcard computer
555 has on its connector a superset of the IBM XT bus. Physically, the Wildcard 555 is
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2" x 4", runsat 10MHzandoperatesat about1 watt. This Computer555is usedto run
the Camera'sharddrive, communicatewith theRS232port, run thecamera'sdownlink
circuit, perform low power operationswith the camera'spowersupply,interfaceto the
camera'sSRAM memorybuffer for imagedataacquisition,run the LCD display, take
5 commandsfrom the camera'scontrols and interfaceto the date and time clock. The
BIOS (BasicInput OutputSystem)for this Computer555preferablyis a NASA custom
BIOS producedfor this design. The Computer555operatesasa standardXT but in an
embeddedcapacity. The programswhich the Camerausesto executeits operationsare
preferablyloadedfrom thepermanentmemoryharddrive 80 after theboot-upperiod is
10 complete. Initial camerabootupcurrentlytakes20 seconds.Thecamera'sprogramsare
a combinationof 'C' andAssembler.An example of a program for this Microcomputer
design is attached in the Appendix.
Referring now to Figures 20A and 20B, a keyboard connector 548 is used to hook
up an XT style keyboard (not shown) for system testing and development. Connector 549
15 obtains the signals needed to implement a DMA (Direct Memory Access) circuit for high
speed downlink systems such as the Orbiter's KU channel 3, with 48 Mbits per second
link. The rest of the Microcomputer circuit 550 in Figures 20A and 20B is used as
DRAM and DRAM support. Integrated circuits 504, 503 and 502 are used for addressing
the DRAM 560. Integrated Circuit 505 is a bidirectional data buffer which transmits the
20 DRAM's output data onto the system bus 515. The Microcomputer circuit 550
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communicates to the rest of the Camera through the output signals including D0-D7 and
A0-A19, located on the right side of Figure 20B.
The data and time clock (not shown) is a No-Slot Clock. It preferably plugs into
an EPROM socket such as the one for the Microcomputer BIOS or the Hard Disk BIOS
5 but allows the EPROM to be replugged in on top of it, and thus no slot is used. This
clock uses its own software which is initialized during camera boot up. Alternatively,
when the L3 system is used, the clock input can be derived from the L3 electronics.
b. Hard Disk Interface Circuit 525
The Hard Disk Interface Circuit 525 is part of the DIGIT 1 PCB of Figure 19 and
10 is shown in more detail in Figures 21A-B. Referring now to Figures 21A-B, the left side
of the circuit schematic (Figure 21A) shows the IBM bus (including D0-D7 and A0-A19)
through which this circuit communicates to the Microcomputer Circuit 550. The heart
of this circuit is the EPROM 530 (Figure 21B) which contains a Disk Drive BIOS
produced by Western Digital. The XT Microcomputer BIOS does not make provisions
15 to run a hard drive so this capability has to be installed in this location. The address
location for the hard drive is C800:0000. This address is decoded using a combination
of the address lines of EPROM 530 and the combinational logic 533, 534, 532, and 531.
The programs contained in the hard drive BIOS revector the disk interrupts such as INT
13H and INT 40H to locations in this BIOS. According to the preferred embodiment,
20 these routines control the hard drive and determine its operating character. The hard disk
BIOS is actually executed during the Microcomputer's boot up sequence. It is here that
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these vectors are rerouted. Integrated circuit 537 serves as a data buffer to the IBM data
bus.
Connector 542 feeds power to the hard disk, while connector 520 is the signal
connector for the hard drive. The hard drive used in this camera preferably is made by
5 Prairie Tek. The camera supports both the 20 Megabyte Model 220 and the 42 Megabyte
Model 240. Both are removable and act as a substitute for a conventional film cartridge.
The specifications for these drives can be found in the literature supplied by Prairie Tek.
The features of the Prairie Tek which are particularly advantageous includes a power
down mode, auto parking heads, 100G shock capacity, 1.625 MBytes per second write
10 speed, small size and light weight. The LED, 522 lights when the drive is active.
c. I10 Port Circuit 575
The IIO Port Circuit 575 is included in the Digit 1 PCB 500 of Figure 19, and is
shown in detail in Figure 22. The objective of the I/O Port Circuit 575 is to interface the
Microcomputer circuit 550 to the various elements with which it needs to communicate.
15 These elements include the Memory Buffer Circuit 400, the SAM (Stand Alone
Microsequencer) 650, the Mode Select Switch 27 (see Figure 3), the power supply circuit
825, downlink circuit (High Speed Data Port) 130, LCD circuit 700, Standard Data Port
120 and the Permanent Memory Circuit 80.
The advantage of the I/O Port 575 of the preferred embodiment is that it is fast
20 and it consumes practically no power when not operating, 8uA per part. The
disadvantage is that it is not very versatile. Throughout this design, the SSI and MSI
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parts areACT (AdvanceCMOS Technology). Thesewere chosendue to their short
propagationdelaysandtheir low poweraspointedoutabove. Also, they are compatible
with standard q'q"L parts.
Referring still to Figure 22, there is shown on the left side of the circuit the
5 signals received from the IBM buss. Addresses are decoded and decisions are made as
to whether an operation is a read or a write by the rest of the logic. The address
decoding makes sure that the right data is sent to the right peripheral. Integrated circuits
585 and 586 are multiplexers used to input either the camera's data or to control signals.
These signals are then put on the camera's internal data bus labeled B0 through B7. This
10 bus also is used for the LCD and Downlink data. All other signals at the right hand side
of the drawing are outputs. PWRUP is used to put the power supply in a low power
mode. INCC and RESETC were previously discussed. CAMST is the signal which is
used to turn logic control over to the SAM circuit 650 and initialize a picture taking
sequence. LCD Latch latches the LCD data when its address has been decoded. DL
15 Latch latches downlink data when its address has been decoded.
2_ DIGIT 2 PCB 600
a. SAM Digital Circuit 650
Referring now to Figures 23 and 24, the Stand Alone Microsequencer ("SAM")
Digital Circuit 650 (comprising the Timing Generator 75), constructed in accordance with
20 the preferred embodiment, generally comprises the SAM integrated circuit 655 and the
Line Drivers and Receivers 656-659.
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Referring now to Figure 24, the main component of the SAM Circuit is the Stand
Alone Microsequencer IC 655. This integrated circuit communicates with the Camera
Body 20 by the RS-422 line drivers and receivers, 658, 657,656 and 659. The N3 signal
which goes off the drawing as an output module port corresponds to the N3 of Figures
5 17, 30 and 31. The SAM IC 655 is an Erasable Programmable Logic Device ("EPLD"),
and it preferably runs a program which is developed and loaded using the Altera
Development System. This program contains the timing for clocking the CCD 210.
When the camera is changed from the 1K x 1K to the 2K x 2K configuration, the
program in the SAM IC 655 preferably is changed as well. The clock for the SAM
10 operation comprises integrated circuit 651 which runs at 6.67MHz. This makes the
primary period of the CCD 210 timing 150nS. The power up reset is produced by
inverters 656, 657. The reset timing of the SAM 655 is critical to ensure that the SAM
powers up in the fight state. Integrated circuit 648, 649 comprise J-K flip flops that are
is used to make the CAMST and N3 signal synchronous with the SAM's clock. This is
15 necessary to ensure that the SAM 655 does not go off into an undefined state. The
t
majority of the information on what is going on in this circuit is found in the SAM
program, which can be found in the Appendix.
b. Downlink Interface Circuit (High Speed Data Port) 625
Referring now to Figure 25, the Downlink Interface Circuit 625 takes data in from
20 the I/O Port 575 of the DIGIT 1 PCB 500 through the bus lines B0 through B7. The DL
Latch input signal indicates when the downlink data is good and can be latched into the
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shift registers 631 and 632. In order to keep the system synchronized, the clock input
signal, CLK, which is used for downlinking, is the Microcomputer's system clock. The
JK flip flop 633 preferably is used to reclock the data as it comes out of the shift register
632. For each byte of data transmitted there also is a signature byte produced by shift
5 register 632 which precedes the data. This is provided, in accordance with the preferred
embodiment, to meet some of the Orbiter's downlink criteria. When the DL Latch is
high, the data is loaded from the data lines. When DL Latch returns low, the data shifts
through the shift registers 631,632, to the JK flip flop 633. The JK flip flop 633 drives
the 50 Ohm line driver circuits 621, 622, that preferably are comprised of discrete
10 components. The two driver circuits 621,622 connect to the connector 626, which
preferably connects to the Orbiter. The 50 Ohm line driving circuits 621,622 take a TI'L
level signal in and output a near 0V to near 6V signal. In the preferred embodiment,
these circuits 621,622 drive an RG400 cable hooked between the ESC and the Orbiter
(or an alternative transmitting station). Unlike most other coaxial drivers, driving circuits
15 621,622 draw very little current when idle.
c. L3 RS232 Interface Circuit (Standard Data Port) 675
Referring now to Figure 26, the RS232 Interface Circuit 675 is shown in
accordance with the preferred embodiment. The Interface Circuit 675 is based on an
integrated circuit 670 comprising a UART (Universal Asynchronous Receiver /
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Transmitter) that is often used in IBM compatible designs for serial communications. The
UART 670 runs at a standard rate of 1.8 Mhz and has a programmable baud rate, as well
as several other programmable parameters. These parameters are set automatically by the
serial communications driver built into the BIOS and the DOS operating system. The
5 connector port 680 can be used for any user data and, according to the preferred
embodiment, is currently being planned to take in the L3 (Latitude Longitude Locator)
data. The communications protocol is Kermit.
The address decoding for this circuit is accomplished in the I/O Port Circuit 575
on the DIGIT 1 PCB 500 (Figures 19 and 22). The E, A4, A0, A1, A2 input module
10 ports come from the I/O Port Circuit 575 for this purpose. The RESET DRV is the
standard IBM reset for all peripherals. The serial communications is set up for COM1
using IRQ4 (Interrupt Request 4). This is generated by the UART 670 and integrated
circuit 685, according to another IBM convention. The RS232 Line Drivers and
Receivers 672 and 671 are standard parts commonly used for this application. Line
15 Driver 672 runs off of +12V and -12V supply, resulting in a +9V and -9V signal for a
'VIL level input. Line Receiver 671 receives RS232 level signals and converts them to
level. The resistor 677 allows communications even when input line DSR is not
used. For this design, conventional software handshaking preferably is used. The DTR
and DSR lines could be implemented for user data input protocol by changing the
20 software in accordance with conventional techniques.
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D. I_,CD PCB 700
The LCD Circuit 750 is shown in Figure 27 and forms part of the LCD PCB 700
shown in Figure 13. The LCD 725 used in the preferred embodiment is a 3.5 digit
display unit. The LCD interfaces to the IIO Port circuit 575 of the DIGIT 1 PCB 500
5 through the LCD drivers 501 and 502. The data lines B0 through B7 are used for the
interfacing. Integrated circuit 704 comprises the LCD clock, which drives the COM line
of the LCD 725. The LCD 725 preferably includes a battery low indicator which is
activated when the BATI" LOW input line goes high. The BATI" LOW line comes from
the Power Supply 85 and indicates when the battery needs changing. The BATI" LOW
10 indicator flashes at a slow rate determined by the oscillator comprised of NAND gates
721,722, 723, resistor 718 and capacitor 712.
E. POWER SUPPLY PCB 800
Referring now to Figure 28, the Power Supply PCB 800 contains two separate
circuits, the Power Supply Circuit 825 and the Battery Low Circuit 875. As illustrated
15 in Figure 28, these two circuits have a few external connections that determine their state.
The Power Supply Circuit 825 preferably uses a NP-77H battery 811 as its power source
input. This battery is a 2400mAH battery. The Power Supply Circuit 825 also interfaces
to the Disk Microswitch, SW1 which shuts power down if the disk is being removed to
guard against disk damage. The Battery Low Circuit 875 inputs the two reset switches
20 SW2 and SW3 (29 in Figure 3) from the control panel, and outputs a reset signal UP
RESET to the Microcomputer Circuit 550 to reset it if the operator has activated reset
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switchSW2 or SW3 (25 in Figure3). It also producesthe signalBATI" LOW to drive
theLCD low batteryinput.
1. Power Supply Circuit 825
Referring now to Figure 29, the Power Supply Circuit 825 receives its energy
5 source from the NP-77 Battery through the input module port labeled BAT/'. The power
supply and the rest of the camera are turned on and off by the power on/off switch S 1.
The fuse F1 connects in series to provide circuit protection. Fuse F1 becomes critical if
the camera is being run off the Orbiter's power instead of being battery operated. The
Power Supply Circuit 825 can be operated off the Orbiter power (or for that matter, off
10 of the power of an automobile or boat) by attaching a DC / DC converter to the battery
terminals instead of using a portable battery. An LED 831 indicates that power has been
applied. Diode 832 protects the camera from a reverse polarity source being hooked to
the Power Supply Circuit 825. When power is applied, a DC / DC Converter 835 is
activated if a disk drive is in place. The supply voltage EVER5V also is activated to run
15 all of the ESC circuitry which requires a constant 5V supply. When the PWRUP signal
is activated by the Microcomputer Circuit 550, +5V and +5VBAT are activated.
The MOSFET transistors 841,842, and 843 that are used in this design have a
very low voltage drop. They require a high voltage on the gates to operate effectively
as a switch. As can be seen, all of them connect to the +12V supply. Transistor 841 is
20 placed in the negative feedback loop of 847. In this configuration, opamp 847 adjusts the
voltage at the gate of transistor 841 until the source of 841 matches the voltage on the
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voltagedivider 817. Oneadvantageto this circuit is that in this configuration,transistor
841 hasa very low drop voltagefrom drain to source. This is different than typical
voltageregulators. It is importantto useanopamp847 suchasthe LM1458N to limit
the bandwidthandavoid oscillations at the source of transistor 841. When the PWRUP
5 signal is applied to the base of transistor 846, transistor 846 turns on, connecting the
voltage source +12V to ground, and removing the voltage from the base of transistor 844,
turning transistor 844 off. When transistor 844 turns off, MOSFET transistors 843 and
842 turn on. Because transistor 843 only turns on when the PWRUP signal is applied,
battery power is conserved and temperature build-up is eliminated.
10 2. Battery Low Circuit 875
Referring now to Figures 3 and 30, the Battery Low Circuit 875 functions to
detect when the battery has passed two thresholds. Sensing the ftrst threshold it activates
the BATF LOW signal, which starts flashing the BATI" indicator on the LCD display 28
(Figure 3). Sensing the second threshold activates the UP RESET signal, which resets
15 the Microcomputer Circuit 550 and holds it in the reset mode until the battery is changed.
The manual reset switches 29 also can reset the Microcomputer Circuit 550 by way of
the RESET SW as described above. These operations are accomplished by using the
comparators 877, 879. The comparators 877, 879 check the polarity of the signals at the
plus and minus inputs, compares those input signals and produces a differentiated output.
20 The variable resistors 891,893 are used to set the level where these operations occur.
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While therehasbeenshownwhat is consideredto be thepreferredembodiment
of thepresentinvention,it will be apparento oneskilled theart thatmanychangesand
modifications may be made hereinwithout departing from the spirit of the present
invention.
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ABSTRACT
A handheld, programmable, digital camera is disclosed that supports a variety of
sensors and has program control over the system components to provide versatility. The
camera uses a high performance design which produces near film quality images from an
5 electronic system. The optical system of the camera incorporates a conventional camera
body that has been slightly modified, thus permitting the use of conventional camera
accessories, such as telephoto lenses, wide-angle lenses, auto-focusing circuitry, auto-
exposure circuitry, flash units, and the like. An image sensor, such as a charge couple
device ("CCD") collects the photons that pass through the camera aperture when the
10 shutter is opened, and produces an analog electrical signal indicative of the image. The
analog image signal is read out of the CCD, and is processed by preamplifier circuitry,
a correlated double sampler and a sample and hold circuit before it is converted to a
digital signal. The analog-to-digital converter has an accuracy of eight bits to insure
accuracy during the conversion. Two types of data ports are included for two different
15 data transfer needs. One data port comprises a general purpose industrial standard port
and the other a high speed / high performance application specific port. The system uses
removable hard disks as its permanent storage media. The hard disk receives the digital
image signal from the memory buffer and correlates the image signal with other sensed
parameters, such as longitudinal or other information. When the storage capacity of the
20 hard disk has been filled, the disk can be replaced with a new disk.
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NASA ESC
NI
ESC FLOW
NIKON F/.
SHUTTER RELEASE BUTTON IS
PUSHED. ALL NIKON CIRCUITS
ARE ACTIVE BUT SHUTTER
NOT FIRED. PULSE TO ESC. I
SIGNAL IS RECIEVED FROM NIKON
THE ELECTRONICS ARE READIED FOR
THE OPENING OF THE SHUTTER.
l
A PULSE IS SENT OUT TO
FIRE THE SHUTTER.
N2
N3
L3 RECIEVES SIGNAL WHICH IS
USED TO PICK PARAMETERSAT
THIS TIME.
I
ESC ELECTRONICS RECIEVE SIGNAL
CAUSING STORAGE OF IMAGE
ON MASS STORAGE DEVICE.
I
I
THE PULSE IS RECIEVEDTO FIRE
THE SHUTTER.THE SHUTTER IS
FIRED.THE EXPOSURE IS STILL
SET BY NIKON EXPOSURE SETTING.
l
AT SHUTTER CLOSURE, SIGNAL IS
SENT THAT INDICATED THE
END OF THE SHUTTER OPEN TIME.
I
